Directly addressing design requirements for programmable solutions that meet ever-tightening power and cost budgets, Actel has announced the addition of two new members to its award-winning IGLOO and successful ProASIC3 field-programmable gate array (FPGA) families. Comparable in density to 128 macrocell complex programmable logic device (CPLD) offerings, the new 15 000-gate devices offer power consumption as low as 5 μW.
The new IGLOO AGL015 and ProASIC3 A3P015 FPGAs provide a lower cost, lower power alternative to low-density FPGAs and CPLDs in consumer, medical, communications and industrial applications, such as portable media players, smart phones, memory card interfaces, system controllers, portable medical devices and wireless sensors.
Consuming 50% less dynamic power than Actel's 30 000-gate AGL030 device, the AGL015 supports both 1,2 and 1,5 Volt operation and offers up to 250 MHz system performance, 49 available I/Os and 1 Kb of non-volatile Flash ROM. The 1,5 Volt A3P015 offers up to 350 MHz system performance, 49 I/Os and 1 Kb of non-volatile Flash ROM.
To allow for further system cost, power and area reductions, the new FPGAs offer the ability to bridge between two different I/O voltages levels and 1 Kb of on-chip memory, potentially eliminating the need for discrete devices. Used in the ProASIC3 and IGLOO architectures, a unique versatile core cell is automatically used as combinatorial or sequential logic by the Libero Integrated Design Environment, enabling more efficient routing, flexibility and device utilisation when compared with fixed-architecture CPLD solutions.
Siemens acquires Canopus AI ASIC Design Services
News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.
Read more...Aligning clocks over large distances ASIC Design Services
Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.
Read more...High-accuracy time transfer solution ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.
Read more...New RT PolarFire device qualifications ASIC Design Services
DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.
Read more...Siemens’ software selected for verification and validation ASIC Design Services
Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.
Read more...XJTAG launches two new Flash programmers ASIC Design Services
DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.
Read more...Siemens unveils groundbreaking Tessent AnalogTest software ASIC Design Services
Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.
Read more...Advanced PMIC for high-performance AI applications ASIC Design Services
Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.
Read more...MPLAB PICkit Basic ASIC Design Services
Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version