Design Automation


Mentor Graphics releases PADS 9.0

22 July 2009 Design Automation

Mentor Graphics recently announced the availability of the next-generation PADS flow with the introduction of PADS 9.0.

This enhanced release adds new levels of functionality, scalability and integration, enabling designers to leverage many of Mentor’s technologies for design, analysis, manufacturing and multidisciplined collaboration. With the scalable PADS 9.0, flow users can cost-effectively design products from basic to highly complex, high-performance and dense PCBs.

New functionality includes the addition of manufacturing and collaboration tools, and powerful thermal, signal and power integrity analysis, as well as many core design entry and layout enhancements.

Consistent with PADS 9.0 scalable flow strategy, Mentor now offers a series of pre-configured PADS suites that address designer’s technology needs cost-effectively. A typical suite configuration includes:

* Design entry including DxDesigner, variant management and data import/translators from competitors’ PCB design systems.

* HyperLynx pre-and post-layout signal integrity simulation, thermal analysis and analog simulation.

* PADS layout with powerful auto-routing, high-speed rule adherence, unlimited database and layers and design reuse.

* Advanced manufacturing rules.

* 3D viewer and integration to multi-disciplined collaboration solutions.

The DxDesigner tool provides complete system design capability in a single user environment. The environment integrates schematic, HDL, analog and PCB design disciplines to accelerate the design process. A 3D viewer has been introduced to the PADS flow which allows users to get a true 3D representation of their design in the PCB environment. The 3D models of components – mechanical parts, such as brackets and enclosures – can be imported to identify mechanical conflicts earlier in the design.

Several enhancements for high-speed design have been made, including routing accordion patterns with arcs, accordion keep-outs, and differential pair tuning to ensure each trace is exactly the same length. Pad stack creation has been enhanced to allow rounded and chamfered corners. New outputs have been introduced in PADS 9.0 including IPC356 netlist and a new ‘flat’ DXF file. Other enhancements include new layer visibility commands, and additional automation objects and methods.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
LibGSM – A powerful, modular GSM library
eiTech Systems Design Automation
Whether you are building SMS, MQTT, HTTP or other GSM-based applications, eiTech’s LibGSM library helps streamline development with its carefully structured design.

Read more...
NECTO Studio V7.2 IDE with code assistant
Design Automation
MIKROE recently announced that NECTO Studio 7.2 IDE now includes NECTO Code Assistant, an AI tool that enables users to create code for multi-Click projects.

Read more...
MPLAB unified compiler licenses
Design Automation
Offering an efficient way to manage multiple licenses, Microchip Technology has launched MPLAB XC unified compiler licenses for its MPLAB XC8, XC16, XC-DSC and XC32 C compilers.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...
Case Study: Siemens Valor automation solution
ASIC Design Services Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.

Read more...
Accelerating RF PCB design in a 5G world
ASIC Design Services Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.

Read more...
XJLink-PF40 JTAG controller
ASIC Design Services Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.

Read more...
NECTO Studio has been updated
Design Automation
NECTO Studio V7.1 IDE from MIKROE now includes full programmer and debug support for Microchip tools and also adds support for Microchip’s SAM MCU and STMicroelectronics’ STM32L4 series of ultra-low-power MCUs.

Read more...
Microchip SoC FPGA
ASIC Design Services DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.

Read more...