Programmable Logic


FPGA design technique - maintaining phase relationships

1 August 2001 Programmable Logic

Chip designers often find themselves in a situation where the board layout has been completed before the chip is designed. The FPGA they are targeting must satisfy an external input phase relationship - usually between clock and data inputs. In this article, Actel shows how maintaining this phase relationship for signals going off-chip enables them to meet external set-up and hold requirements.

There are special delay macros called BUFD and INVD that give designers more control in the timing behaviour of their designs. BUFD is a special version of the buffer (BUFF), which will not be removed by Actel's Designer Software in its optimisation steps. This macro will always be retained and its delay preserved after the compile and layout steps. Similarly, INVD is a special version of the inverter (INV), which is preserved after compilation and layout.

The suggested uses of BUFD and INVD are as follows:

* Maintain the phase relationship between clock and data input signals when sending signals derived from these signals off-chip. This application enables them to meet external set-up and hold requirements.

* Maintain the phase relationship of clock and data input signals in designs with high-fanout clock signals.

Figure 1. Control of phase relationship between data and system clock using BUFD
Figure 1. Control of phase relationship between data and system clock using BUFD

As shown in Figure 1, a certain phase relationship exists between the clock and data signals (generally, the data signal lags the clock signal). Employing BUFD is recommended to maintain this phase relationship. All the antifuse device families from Actel have a restriction that a CLKBUF cannot be connected directly to an OUTBUF, so Designer Software will automatically insert a BUFF module (inst3 in Figure 1). This will introduce a delay that may cause the data signal to arrive ahead of the sys_clk signal going off-chip.

To prevent this, the user can insert a BUFD macro in his netlist. The BUFD, unlike a regular BUFF, is assigned the ALSPRESERVE property. This ensures that the BUFD will not be optimised away during the compilation step and hence can offset the delay caused by automatic insertion of the BUFF in the sys_clk path. This technique maintains the phase relationship of the data and clock inputs when going off-chip and the external set-up and hold requirements can be met.

Figure 2. Control of phase relationship in designs with high clock fanouts
Figure 2. Control of phase relationship in designs with high clock fanouts

In Figure 2, the clock signal coming from the CLKBUF has a high fanout. This means increased capacitive loading and hence increased delay. In contrast, the data signal has a fanout of only one. The clock network's high fanout may allow the data input to (undesirably) lead the clock signal. Again, introducing one or more BUFD macros (inst1) in the data signal path provides enough delay to offset the delay of the high-fanout clock net. If inversion of the signal is required in addition to delay, the INVD macro is available. Again, the ALSPRESERVE property is assigned to this macro to avoid elimination during optimisation steps.

For further information contact Kobus van Rooyen, ASIC Design Services, (011) 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Microchip SoC FPGA
ASIC Design Services DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.

Read more...
Development kit for MIL-STD-1553 dual transceiver
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.

Read more...
Development kit for programmable 16-channel low-side driver
ASIC Design Services DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.

Read more...
Microchip’s RTG4 FPGAs achieve highest space qualification
ASIC Design Services DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.

Read more...
Seven habits of highly efficient PCB designers
ASIC Design Services Editor's Choice Manufacturing / Production Technology, Hardware & Services
Design habits that expedite design completion, improve design quality, and enhance productivity are instrumental to highly efficient PCB design. This article lists what designers can do to succeed.

Read more...
Perfecting your PCB with DFM analysis
ASIC Design Services Manufacturing / Production Technology, Hardware & Services
From layout to manufacture and testing, a single fabrication holdup can cost a business untold amounts in lost productivity.

Read more...
New DFM Analysis solution for PCB layout designers
ASIC Design Services Manufacturing / Production Technology, Hardware & Services
This user-friendly DFM solution allows you to perform fabrication analysis effortlessly through the cloud-based Valor DFM engine.

Read more...
Accurate signal integrity analysis for PCB designers
ASIC Design Services Manufacturing / Production Technology, Hardware & Services
Fast, easy, and accurate signal integrity analysis enables designers to efficiently manage rule exploration, definition, and validation, ensuring engineering intent is fully achieved.

Read more...
Best practices in PCB design
ASIC Design Services Manufacturing / Production Technology, Hardware & Services
Best practices in PCB design – The 5 pillars of digital transformation for PCB design.

Read more...
Online DFM analysis for better products, faster
ASIC Design Services Manufacturing / Production Technology, Hardware & Services
This user-friendly DFM solution allows you to perform fabrication and assembly analysis effortlessly through the cloud-based Valor DFM engine.

Read more...