Aldec’s ALINT design analysis and linting tool identifies critical design issues early in the design stage of ASIC and FPGA designs. The tool points out coding style, functional and structural problems in Verilog and VHDL designs, preventing them from spreading to downstream stages of the design flow.
ALINT features a highly customisable and intuitive framework that seamlessly integrates into existing environments and helps to automate any existing design guidelines. Once the design rule checking policy customisation and linting process execution is complete, the user can easily navigate between the violation reports and source code.
The software leverages phase-based linting (PBL) methodology to address the two most common problems with design rule checking tools: an excessive number of reports per session (common, as designs are checked against hundreds of rules) and a high level of ‘noise’ caused by false or irrelevant violations.
User productivity and overall efficiency of the entire linting process can thus be significantly improved as PBL methodology puts clear priorities into the design refinement process and minimises the number of iterations.
ALINT’s extensive design rule libraries are based on best practices, such as STARC and RMM, which have been established over the years by industry-leading companies in FPGA and ASIC design development. Libraries such as Aldec Basic and DO-254 capture the combined knowledge of Aldec customers and in-house design experts.
The majority of rules can be configured based on specific project needs. A C++ based API is also available and allows implementation of fully custom and unique rules.
Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.
Read more...MIKROE signs multi-year deal with Renesas Dizzy Enterprises
Design Automation
MIKROE has signed a multi-year MCU development tool support deal with Renesas, which commits MIKROE to providing development tools for 500 of Renesas’ most popular MCUs.
Read more...STM32CubeIDE for Visual Studio Code
Design Automation
STM32CubeIDE has moved from prerelease to official release marking a milestone in the deployment of STM32CubeIDE for Visual Studio Code.
Read more...Siemens’ software selected for verification and validation ASIC Design Services
Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.
Read more...Enhanced graphics on STM32U3
Design Automation
ST has introduced a new program designed specifically for users working with its mainstream STM32 MCUs, including STM32C0, U0, WBA, and U3 series.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version