Design Automation


Embedded JTAG translator

3 April 2013 Design Automation

CoreCommander for FPGAs, from JTAG Technologies, offers a generic solution based on VHDL code that allows engineers to bridge from the standard JTAG test and programming port (TAP) to proprietary IP cores (eg, DDR controllers, E-net MAC, USB controllers etc.) and harness them for test purposes. The product is aimed primarily at hardware design and test engineers.

The base of CoreCommander for FPGAs uses a translator block to access proprietary IP cores through commonly implemented bus structures such as ‘Wishbone’, AMBA, Avalon and CoreConnect. This translator block, provided as a VHDL module, can be either permanently or temporarily programmed into a gate array.

Linker software provided with the module automatically links the translator block with IP blocks to build the complete (test) design to be programmed in the FPGA.

Use of CoreCommander functions can be either interactive or ‘automatic’ – via library routines in a scripting environment. The interactive mode is intended for use by design engineers to interrogate and control the IP blocks in their FPGA during debug. The auto­matic mode, however, is more likely to find favour during (at-speed) logic cluster testing in manufacturing.

Together with interconnect testing, logic device ‘cluster’ testing has been one of the mainstays of JTAG/boundary-scan board testing since its inception over 20 years ago.

However, in recent years the capacity of the simple (low-speed) boundary-scan register (BSR) to cope with sophisticated command and control requirements of parts like DDR memory has diminished to the point that tests can be compromised. By harnessing the horsepower built into devices like microprocessors and now FPGAs, JTAG testing allows the connections to timing sensitive devices to be fully tested and at functional speeds.

For more information visit www.jtag.com





Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.

Read more...
MIKROE signs multi-year deal with Renesas
Dizzy Enterprises Design Automation
MIKROE has signed a multi-year MCU development tool support deal with Renesas, which commits MIKROE to providing development tools for 500 of Renesas’ most popular MCUs.

Read more...
Future Electronics and SnapMagic announce CAD model integration to support faster design cycles
Future Electronics Design Automation
Engineers can now download verified symbols, footprints, and 3D models directly from supported product pages, enabling a smoother transition from component selection to PCB layout.

Read more...
Pulsonix 14.0 advances design
Design Automation
Pulsonix’s latest PCB design software platform further strengthens simulation and brings significant enhancements in mechanical-electrical 3D integration, smarter comparison tools, and enhanced usability features.

Read more...
Silicon Labs’ Simplicity AI-enabled SDK
Design Automation
Silicon Labs recently unveiled a new way it is helping developers and their AI agents collaborate through its Simplicity AI SDK.

Read more...
Accelerate development of AI-enabled embedded systems
Design Automation
ADI’s CodeFusion Studio (CFS) is a modern embedded software development platform aimed at accelerating the creation of AI-enabled embedded systems.

Read more...
STM32CubeIDE for Visual Studio Code
Design Automation
STM32CubeIDE has moved from prerelease to official release marking a milestone in the deployment of STM32CubeIDE for Visual Studio Code.

Read more...
Siemens’ software selected for verification and validation
ASIC Design Services Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.

Read more...
Enhanced graphics on STM32U3
Design Automation
ST has introduced a new program designed specifically for users working with its mainstream STM32 MCUs, including STM32C0, U0, WBA, and U3 series.

Read more...
Semicon Summit 2025 - Dubai: Direct access to global chipmakers, built for Africa’s engineering needs
Design Automation
[Sponsored] The future of South Africa’s technology ecosystem depends on deeper integration with global supply chains and tighter alignment with semiconductor manufacturers. That alignment takes presence, interaction, and shared focus on real systems.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved