Programmable Logic


Partnership to provide conversion path from ProAsic FPGAs to standard cell ASICs

10 October 2001 Programmable Logic

Actel and Faraday Technology, a leading turnkey ASIC service provider, have said they will provide a low-risk, cost-effective conversion path from current and future generations of Actel's single-chip, flash-based ProASIC FPGAs to standard cell ASICs, using a standard cell CMOS process. Actel's new conversion path provides solutions that address designers' primary concerns - reducing time to market and minimising system cost - thereby allowing companies to take products to market quickly, lower the system cost, increase reliability and eliminate the risks typically associated with ASIC design conversions. This program is well suited to high-volume applications in the communications and industrial markets such as network servers, switches and routers.

Unlike a masked-programmable logic device (MPLD) or conventional gate array migration process, standard cell ASICs offer significantly higher densities and greatly reduced costs. A typical standard cell ASIC is at least 40% more size efficient than an MPLD or comparable gate array.

"By choosing to convert from FPGAs to ASICs, designers avoid the hidden pitfalls of gate array development and production - lost market opportunity and higher development costs," said Barry Marsh, Vice President, Product Marketing at Actel. "The unique fine-grain architecture of ProASIC enables an easy conversion to a cost-efficient standard cell implementation with minimum risks." Marsh continued, "Faraday was an obvious partner due to its close association with leading-edge foundries and its successful track record of FPGA to ASIC conversions. Further, the company has a knowledgeable ASIC design team and a rigorous design methodology to support those customers requiring the conversion to ASICs for their high-volume applications."

Like ASICs, ProASIC devices are single-chip and 'live-at-power-up', eliminating the need for a separate boot device, such as a serial PROM associated with SRAM FPGAs. In addition, they operate at very low power.

For further information contact Kobus van Rooyen, ASIC Design Services, (011) 315 8316.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Siemens acquires Canopus AI
ASIC Design Services News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.

Read more...
Aligning clocks over large distances
ASIC Design Services Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.

Read more...
High-accuracy time transfer solution
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.

Read more...
New RT PolarFire device qualifications
ASIC Design Services DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.

Read more...
Siemens’ software selected for verification and validation
ASIC Design Services Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.

Read more...
XJTAG launches two new Flash programmers
ASIC Design Services DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.

Read more...
Siemens unveils groundbreaking Tessent AnalogTest software
ASIC Design Services Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.

Read more...
Advanced PMIC for high-performance AI applications
ASIC Design Services Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved