Actel and First Silicon Solutions (FS2) are offering the configurable logic analyser module (CLAM) System for realtime logic analysis of designs using Actel's flash-based ProASIC and ProASICPLUS field-programmable gate arrays. In addition to the traditional internal on-chip option, FS2's CLAM System also offers unique off-chip trace and triggering support, which allows users to reduce the time required to debug and optimise the system while minimising the use of system gate resources and available device pins. Embedded in the Actel device, the CLAM System enables users to more easily test and debug their flash-based logic designs for ASIC alternative applications in the industrial, communications, networking and avionics markets.
The CLAM System consists of FS2's on-chip instrumentation (OCI) intellectual property, a hardware probe for communications with the FPGA target, and Windows-based control and display software. The intellectual property is configurable with trigger and trace resources, offering a large number of options, including configuration for either on-chip or off-chip trace and triggering. The solution allows the user to select up to 128 internal nodes for analysis at compile time. During run-time, the user is able to view trace and specify trigger conditions on up to 32 channels, or nodes. The CLAM System software makes it easy to set up and configure trace and trigger conditions and view the trace display of the output logic waveforms.
For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
PolarFire SoC Discovery Kit ASIC Design Services
DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.
Read more...New Studio 6 SDK
Design Automation
New Simplicity Studio 6 SDK opens development environment, and opens developers to Series 3.
Read more...Power efficient mid-range FPGA ASIC Design Services
News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...
Read more...Isolation transformers for high-speed SPE applications ASIC Design Services
Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.
Read more...MPLAB PICkit 5 ASIC Design Services
DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.
Read more...FPGAs speed up intelligent edge designs ASIC Design Services
Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.
Read more...Updated portable library API ASIC Design Services
DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.
Read more...Successful review for FPGA’s crypto ASIC Design Services
DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.
Read more...Holt wins premier award ASIC Design Services
News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.
printer friendly version