Actel and First Silicon Solutions (FS2) are offering the configurable logic analyser module (CLAM) System for realtime logic analysis of designs using Actel's flash-based ProASIC and ProASICPLUS field-programmable gate arrays. In addition to the traditional internal on-chip option, FS2's CLAM System also offers unique off-chip trace and triggering support, which allows users to reduce the time required to debug and optimise the system while minimising the use of system gate resources and available device pins. Embedded in the Actel device, the CLAM System enables users to more easily test and debug their flash-based logic designs for ASIC alternative applications in the industrial, communications, networking and avionics markets.
The CLAM System consists of FS2's on-chip instrumentation (OCI) intellectual property, a hardware probe for communications with the FPGA target, and Windows-based control and display software. The intellectual property is configurable with trigger and trace resources, offering a large number of options, including configuration for either on-chip or off-chip trace and triggering. The solution allows the user to select up to 128 internal nodes for analysis at compile time. During run-time, the user is able to view trace and specify trigger conditions on up to 32 channels, or nodes. The CLAM System software makes it easy to set up and configure trace and trigger conditions and view the trace display of the output logic waveforms.
For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.
Read more...Siemens acquires Canopus AI ASIC Design Services
News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.
Read more...MIKROE signs multi-year deal with Renesas Dizzy Enterprises
Design Automation
MIKROE has signed a multi-year MCU development tool support deal with Renesas, which commits MIKROE to providing development tools for 500 of Renesas’ most popular MCUs.
Read more...STM32CubeIDE for Visual Studio Code
Design Automation
STM32CubeIDE has moved from prerelease to official release marking a milestone in the deployment of STM32CubeIDE for Visual Studio Code.
Read more...Aligning clocks over large distances ASIC Design Services
Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.
Read more...High-accuracy time transfer solution ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version