Actel and First Silicon Solutions (FS2) are offering the configurable logic analyser module (CLAM) System for realtime logic analysis of designs using Actel's flash-based ProASIC and ProASICPLUS field-programmable gate arrays. In addition to the traditional internal on-chip option, FS2's CLAM System also offers unique off-chip trace and triggering support, which allows users to reduce the time required to debug and optimise the system while minimising the use of system gate resources and available device pins. Embedded in the Actel device, the CLAM System enables users to more easily test and debug their flash-based logic designs for ASIC alternative applications in the industrial, communications, networking and avionics markets.
The CLAM System consists of FS2's on-chip instrumentation (OCI) intellectual property, a hardware probe for communications with the FPGA target, and Windows-based control and display software. The intellectual property is configurable with trigger and trace resources, offering a large number of options, including configuration for either on-chip or off-chip trace and triggering. The solution allows the user to select up to 128 internal nodes for analysis at compile time. During run-time, the user is able to view trace and specify trigger conditions on up to 32 channels, or nodes. The CLAM System software makes it easy to set up and configure trace and trigger conditions and view the trace display of the output logic waveforms.
For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
STM32Cube MCU package for STM32WBA
Design Automation
The STM32CubeWBA utility gathers in one single package all generic embedded software components required to develop an application on STM32WBA series microcontrollers.
Read more...Why LabVIEW is critical to South Africa’s automation future
Design Automation
[Sponsored] In a world increasingly defined by connected systems, edge intelligence, and accelerating automation, the ability to build scalable, responsive, and maintainable engineering applications has never been more essential, and at the heart of this evolution lies LabVIEW.
Read more...Advanced PMIC for high-performance AI applications ASIC Design Services
Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.
Read more...Take analogue designs from idea to reality
Design Automation
Bringing your analogue design ideas to life is simple with Microchip’s Analog Development Tool Ecosystem, part of its extensive range of solutions for both analogue and digital engineers.
Read more...Accurate power estimation
Design Automation
AMD Power Design Manager 2025.1 is now available – with support for AMD Versal AI Edge and Prime Series Gen 2 SoCs and production support for AMD Spartan UltraScale+ devices.
Read more...AMD Vivado Design Suite 2025.1
Design Automation
AMD Vivado Design Suite 2025.1 is here, and now with support for AMD Spartan UltraScale+ and next-generation Versal devices.
Read more...Webinar: Designing in a connected environment
Design Automation
With Altium Designer and its data management platform, the team will always be up to date with the latest design documents and be able to comment on schematic, PCB, BOM and assembly drawings.
Read more...ST’s graphical no-code design software
Design Automation
MEMS-Studio is a complete desktop software solution designed to develop embedded AI features, evaluate embedded libraries, analyse data, and design no-code algorithms for the entire portfolio of ST’s MEMS sensors.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version