Actel and First Silicon Solutions (FS2) are offering the configurable logic analyser module (CLAM) System for realtime logic analysis of designs using Actel's flash-based ProASIC and ProASICPLUS field-programmable gate arrays. In addition to the traditional internal on-chip option, FS2's CLAM System also offers unique off-chip trace and triggering support, which allows users to reduce the time required to debug and optimise the system while minimising the use of system gate resources and available device pins. Embedded in the Actel device, the CLAM System enables users to more easily test and debug their flash-based logic designs for ASIC alternative applications in the industrial, communications, networking and avionics markets.
The CLAM System consists of FS2's on-chip instrumentation (OCI) intellectual property, a hardware probe for communications with the FPGA target, and Windows-based control and display software. The intellectual property is configurable with trigger and trace resources, offering a large number of options, including configuration for either on-chip or off-chip trace and triggering. The solution allows the user to select up to 128 internal nodes for analysis at compile time. During run-time, the user is able to view trace and specify trigger conditions on up to 32 channels, or nodes. The CLAM System software makes it easy to set up and configure trace and trigger conditions and view the trace display of the output logic waveforms.
For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
Read more...Next-gen robotic systems initiative EBV Electrolink
Design Automation
EBV Elektronik recently introduced MOVE – Driving Robotics Forward, a new initiative designed by EBV Elektronik‘s Embedded Solutions team to support the development of next-generation robotic systems.
Read more...Reliable isolation for modern networks ASIC Design Services
Computer/Embedded Technology
The Pro-Tek5 PTI Series delivers reinforced 5 kV Ethernet isolation for applications that demand robust protection, reliable signal integrity, and full IEEE802.3 performance.
Read more...Reference design for NB-IoT plus GNSS Altron Arrow
Design Automation
ST Microelectronics’ STDES-ST87M01IGN is a reference design for the ST87M01 NB-IoT + GNSS module, implemented on a 2-layer FR4 PCB (90 x 60 x 1,6 mm).
Read more...ARINC 429 line driver evaluation board ASIC Design Services
DSP, Micros & Memory
Holt Integrated Circuits have announced the release of the ADK-85104 Evaluation Board, a compact, ready-to-use platform designed to help engineers rapidly evaluate and characterise Holt’s HI-85104.
Read more...ST welcomes STM32Cube AI Studio
Design Automation
STMicroelectronics has introduced STM32Cube AI Studio, a new desktop software environment designed to simplify the deployment of artificial intelligence on STM32 microcontrollers.
Read more...NeoCortec introduces new NeoGW software
Design Automation
This is a powerful multiplatform open-source solution designed to streamline integration between the NeoMesh network and upper-level systems, whether deployed in the cloud or on-premise environments.
Read more...Keil Studio now in VSCode
Design Automation
Keil Studio, Arm’s latest IDE, now integrates embedded development tools directly into Visual Studio Code providing features like seamless industry tool integration, version control, and a CLI for CI workflows.
Read more...Inventec enhances design for manufacturing excellence with Siemens’ software ASIC Design Services
Manufacturing / Production Technology, Hardware & Services
Siemens recently announced that Inventec Corporation has adopted Siemens’ Valor NPI software and Process Preparation X solutions from the Siemens Xcelerator portfolio to strengthen its design-for-manufacturing efficiency.
Read more...Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version