Programmable Logic


New encryption cores expand existing FPGA design security

12 February 2003 Programmable Logic

Actel has released new secure solutions to the marketplace. The new advanced encryption standard (AES) and data encryption standard (DES) intellectual property cores are optimised for Actel's nonvolatile Axcelerator, ProASIC, ProASICPLUS, RTSX-S and SX-A field-programmable gate array (FPGA) architectures.

Through Actel and its partners, Amphion Semiconductor and Helion Technology, customers now have access to design services and a range of encryption cores certified by the NIST that support AES, DES and triple DES (3DES) algorithms. They come in a wide variety of configurations offering users high-performance data encryption for wireless and wire-line communications.

"To safeguard against reverse engineering, cloning and overbuilding, Actel's nonvolatile antifuse- and flash-based FPGA architectures offer exceptional levels of design security protection. Often, our customers are also interested in securing and authenticating their data streams," stated Dr. Yankin Tanurhan, senior director, IP solutions at Actel.

"It is quite conceivable that every mobile communicator, server and Internet-enabled appliance in the worldwide communications infrastructure will embed high-performance encryption technology in some form or other," said Dr JG Doherty, president and CEO at Amphion. "Coupled with the inherent design security of Actel's FPGAs, these AES, DES and triple DES solutions are ideal for applications that require maximum levels of data privacy."

The new CoreDES and Core3DES IP cores each include encryption and decryption capabilities and supports 56-bit and 168-bit keys, respectively. The AES encryption and decryption cores are available in standard, compact, high-speed and ultra high-speed versions, enabling customers to choose an implementation that best fits their specific application. Designed to operate in either DES or 3DES mode, four DES/3DES solutions are available - ultra compact, compact, high speed and ultra high speed.

For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Siemens acquires Canopus AI
ASIC Design Services News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.

Read more...
Aligning clocks over large distances
ASIC Design Services Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.

Read more...
High-accuracy time transfer solution
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.

Read more...
New RT PolarFire device qualifications
ASIC Design Services DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.

Read more...
Siemens’ software selected for verification and validation
ASIC Design Services Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.

Read more...
XJTAG launches two new Flash programmers
ASIC Design Services DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.

Read more...
Siemens unveils groundbreaking Tessent AnalogTest software
ASIC Design Services Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.

Read more...
Advanced PMIC for high-performance AI applications
ASIC Design Services Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved