Design Automation


Mentor Graphics recruits HyperLynx allies

18 March 2015 Design Automation

To boost adoption of its HyperLynx tool suite for high-speed design and verification, Mentor Graphics has established the HyperLynx Alliance to increase its cooperation with key industry partners in integrating tools, data and methodology.

A virtual lab series leverages partner models and reference designs with the HyperLynx tool suite to demonstrate ideal design methodologies to address difficult high-speed printed circuit board (PCB) SerDes and DDR design challenges. Accessible via www.mentor.com/pcb/hyperlynx/hyperlynx-alliance, the labs walk through a recommended design process, helping engineers formulate their own ­methodologies and enabling them to evaluate trade-offs to improve overall system performance.

Co-developed with industry vendors, the virtual labs include the complete HyperLynx design environment, partner IBIS-AMI and/or s-parameter electrical models, a reference design based test case and a step-by-step instruction guide. Each virtual lab is free, available 24/7 and designed to be completed within a few hours. They remain available as a future resource for users during real design and implementation stages. Mentor Graphics is partnering with Altera, PMC-Sierra, Samtec and eASIC to develop these labs.

For more information contact ASIC Design Services, +27 (0)11 315 8316, [email protected], www.asic.co.za



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Microchip expands FPGA capabilities
ASIC Design Services News
Microchip Technology has acquired Neuronix AI Labs to expand its capabilities for power-efficient, AI-enabled edge solutions deployed on field programmable gate arrays (FPGAs).

Read more...
PolarFire SoC FPGA
ASIC Design Services DSP, Micros & Memory
Developed on Microchip’s radiation-tolerant PolarFire FPGA, it is the first real-time Linux capable, RISC-V-based microprocessor subsystem on a flight-proven PolarFire FPGA fabric.

Read more...
PolarFire SoC Discovery Kit
ASIC Design Services DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.

Read more...
New Studio 6 SDK
Design Automation
New Simplicity Studio 6 SDK opens development environment, and opens developers to Series 3.

Read more...
Power efficient mid-range FPGA
ASIC Design Services News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...

Read more...
Isolation transformers for high-speed SPE applications
ASIC Design Services Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.

Read more...
MPLAB PICkit 5
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.

Read more...
FPGAs speed up intelligent edge designs
ASIC Design Services Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.

Read more...
Updated portable library API
ASIC Design Services DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.

Read more...
Successful review for FPGA’s crypto
ASIC Design Services DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.

Read more...