Espressif has released ESP32-C6, its first Wi-Fi 6 SoC integrating 2,4 GHz Wi-Fi 6, Bluetooth 5 (LE) and the 802.15.4 protocol. ESP32-C6 consists of a high-performance 32-bit RISC-V processor, which can be clocked up to 160 MHz, and a low-power 32-bit RISC-V processor, which can be clocked up to 20 MHz. It has 320 kB ROM, 512 kB SRAM, and works with external flash. Depending on the package, it comes with either 30 (QFN40) or 22 (QFN32) programmable GPIOs, with support for SPI, UART, I2C, I2S, RMT, TWAI, PWM, SDIO, and Motor Control PWM. It also includes a 12-bit ADC and a temperature sensor.
ESP32-C6 has an integrated 2,4 GHz Wi-Fi 6 (802.11ax) radio that also supports the 802.11b/g/n standard for backward compatibility. ESP32-C6 supports the OFDMA mechanism for both uplink and downlink communications, while also supporting MU-MIMO for downlink traffic. Both these techniques allow working with high efficiency and low latency, even in congested wireless environments. Additionally, the Target Wake Time (TWT) feature of the 802.11ax standard enables ESP32-C6 customers to build battery-operated connected devices that can last for years, while staying permanently connected.
ESP32-C6 supports 20 MHz bandwidth for the 802.11ax mode and a 20/40 MHz bandwidth for the 802.11b/g/n mode. It brings in Wi-Fi 6 features, such as transmission efficiency and low power consumption, which provide concrete benefits for IoT devices. Additionally, Bluetooth 5 (LE) supports long-range operation through advertising extensions and coded PHY.
ESP32-C6’s support for IEEE 802.15.4 and Wi-Fi radios, along with Bluetooth 5 (LE) connectivity, enable customers to build Matter-compliant Wi-Fi end-point devices and Thread end-point devices, thus achieving interoperability in smart-home devices from multiple brands.
RSA-3072-based secure boot, AES-128/256-XTS-based flash encryption, digital signature and an HMAC peripheral for identity protection, as well as cryptographic accelerators for improved performance, is built in to the ESP32-C6. The Trusted Execution Environment (TEE) enables privilege separation when accessing different chip features and, therefore, provides a secure software separation.
Read more...The 8-bit survival syndrome – Part 2
DSP, Micros & Memory
Just like the 4-bit pre-microcontroller, the 8-bit MCU has been finding ways to stick around. Their features and speeds have been improving, offering competitive reasons to work with them.
Read more...Enhanced code protection for USB µC portfolio Future Electronics
DSP, Micros & Memory
To help easily incorporate USB power and communication functionality into embedded systems, Microchip Technology has launched the AVR DU family of microcontrollers.
Read more...General-purpose MCU with RISC-V architecture EBV Electrolink
DSP, Micros & Memory
Renesas has released a general-purpose MCU to enhance its existing RISC-V portfolio, and this is its first MCU using a RISC-V core developed internally at the company.
Read more...8-bit MCU with I3C support Avnet Silica
DSP, Micros & Memory
The PIC18-Q20 8-bit microcontrollers from Microchip easily interface with devices operating in multiple voltage domains, and the built-in I3C interface supports higher-speed and lower-power data transfers than I2C.
Read more...An evolutionary step in customisable logic Altron Arrow
DSP, Micros & Memory
Microchip Technology is offering a tailored hardware solution with the launch of its PIC16F13145 family of microcontrollers, which are outfitted with a new Configurable Logic Block module.
Read more...ESP32-P4 high-performance MCU iCorp Technologies
AI & ML
Powered by a dual-core RISC-V CPU running up to 400 MHz, ESP32-P4 also supports single-precision FPU and AI extensions, thus providing all the necessary computational resources.
Read more...MCU for battery-powered applications Altron Arrow
DSP, Micros & Memory
Included in ST’s family of devices is the STM32U031, an ultra-low-power MCU featuring an ARM Cortex-M0+ 32-bit core running at up to 56 MHz.
Read more...Serial SRAM up to 4 MB EBV Electrolink
DSP, Micros & Memory
The chips are designed to provide a lower-cost alternative to traditional parallel SRAM products, and include optional battery backup switchover circuitry in the SRAM memory to retain data on power loss.
printer friendly version