Logic Lab

Email: [email protected]
www: www.logiclab.co.za
more information about Logic Lab

Requirements lifecycle management for FPGA/ASIC designs
12 June 2013, Design Automation

Aldec announced the launch of Spec-TRACER, a new FPGA/ASIC requirements lifecycle management solution for use in safety-critical industries in which rigorous certification standards exist, such as DO-254 ...
read more


ASIC/FPGA code analysis tool
6 February 2013, Design Automation

Aldec’s ALINT design analysis and linting tool identifies critical design issues early in the design stage of ASIC and FPGA designs. The tool points out coding style, functional and structural problems ...
read more


FPGA design and simulation tool
31 October 2012, Design Automation

Aldec’s Active-HDL is a Windows-based, integrated FPGA design creation and simulation solution for team-based environments. The tool’s integrated design environment (IDE) includes a full HDL and graphical ...
read more





      Page 1 of 1     







While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved