Design Automation


Latest Articles

Using guard rings to minimise noise
28 January 2004, Tempe Technologies
Although the effects of noise problems in digital and analog portions of circuitry can be very different, they do not necessarily need different solutions. Often the root cause is the same - the board ...

Read more...
Maintaining a steady hopper discharge
January 2004, Flow Measurement & Control
Pelchem, division of NECSA in Pelindaba, have been able to resolve difficulties maintaining uptime with the purchase of a Promoflow from Mucon for its moist sodium bi-fluoride (NaF HF) hopper. The Mucon ...

Read more...
New data-centric wiring system design tool
19 November 2003, ASIC Design Services, Access Control & Identity Management, Information Security
A new software tool for the design of electrical wire harness systems has been released by Mentor Graphics. The tool automates the generation of schematics, significantly minimising the chance for errors ...

Read more...
New design kit drives successful completion of PCI-X compliance tests
19 November 2003, Vardaan Enterprises, Integrated Solutions, Infrastructure
At the recent PCI PlugFest held by the PCI Special Interest Group, Avnet Electronics Marketing, and Jungo Software Technologies successfully completed PCI-X compliance tests using the new PCI-X 64/133 ...

Read more...
Networking development kit for IP2022 processor
19 November 2003, Sivan Electronic Supplies, Integrated Solutions
Ceibo's universal device networking kit (UDNK) for the IP2022 processor is a complete solution for the development of the most highly integrated, network-enabled embedded designs. The kit includes a ...

Read more...
Jaguar reduces development costs with MathWorks rapid prototyping and code generation tools
19 November 2003, Opti-Num Solutions
To meet demands for increasingly complex new vehicles while continuing to reduce costs, where possible Jaguar develops and tests new functionality using existing production vehicles instead of building ...

Read more...
Free ISE WebPACK design solution now enhanced
5 November 2003
Company-wide design support for industry's lowest cost 90 nm Spartan-3 FPGAs - builds on existing full-range CPLD product support. Xilinx has expanded support for its Spartan-3 family with the company's ...

Read more...
NI LabVIEW toolkit simplifies design validation and debugging of TI DSPs
5 November 2003
National Instruments has released to market the LabVIEW DSP Test Integration Toolkit 2.0, a LabVIEW add-on that integrates with Texas Instruments Code Composer Studio (CCStudio) Development Tools. This ...

Read more...
Starter kit for STMicroelectronics' ST7 family
5 November 2003, Sivan Electronic Supplies
The inDART-ST72C/SK In-Circuit Debugger from Ceibo is a powerful entry-level tool for STMicroelectronics' ST7C-based systems. This debugger takes advantage of the STVD7 (STMicroelectronics Visual Debug) ...

Read more...
Hardware/software co-verification platform claimed to cut weeks off FPGA design time
8 October 2003
Aldec has announced that it has entered the embedded systems market with a new hardware/software co-verification platform. Called CoVer, the platform was developed for FPGA designs using soft-core microprocessors. Aldec ...

Read more...
Embedded C/C++ workbench tools for ARM-based microcontrollers
8 October 2003, Altron Arrow, EBV Electrolink
Atmel and IAR Systems Software have announced the release of the IAR Embedded C/C++ Workbench (EWARM v3.40) for Atmel's ARM7and ARM9 core-based, 32-bit RISC microcontrollers. This complements the established ...

Read more...
Synplicity FPGA synthesis solutions offer full support for Xilinx ISE
8 October 2003
Synplicity's FPGA logic synthesis and physical synthesis products now provide full support for the recently announced Xilinx Integrated Software Environment 6.1i (ISE). This means that Synplicity's Synplify ...

Read more...
HDL design environment addresses design creation and management issues
24 September 2003, ASIC Design Services, Industrial (Industry)
Mentor Graphics' HDL Designer Series 2003.1, the latest version of the design environment for the creation, development and management of complex ASIC and FPGA semiconductor designs, includes new design ...

Read more...
IDE gains new ease-of-use features plus 60% performance improvement
10 September 2003, ASIC Design Services
The new Actel Libero integrated design environment (IDE) version 5.0 for the design and development of its field-programmable gate arrays (FPGA) families, has enhanced synthesis and place-and-route tools. ...

Read more...
Development tool helps add RF technology to embedded designs
10 September 2003, Tempe Technologies
Microchip's rfPIC Development Kit 1 provides an easy way to evaluate low-power RF communication links for embedded control applications. Designed to work in tandem with the company's popular PICkit 1 ...

Read more...
Tool suite enhanced for multigigabit speeds
27 August 2003, ASIC Design Services
Mentor Graphics' HyperLynx 7.0 tool is the latest version of its powerful and easy-to-implement tool suite for pre- and post-layout signal integrity (SI) simulation and analysis. The HyperLynx tools address ...

Read more...
Development tool for serial EEPROMs
27 August 2003, Tempe Technologies
Microchip Technology is offering its SEEVAL 32 Serial EEPROM Designer's Kit - a low-cost development system that enables designers to quickly and easily develop a robust and reliable serial EEPROM-based ...

Read more...
PADS Suites for front-to-back PCB design
13 August 2003, ASIC Design Services
Mentor Graphics' PADS Suites, which provide complete, front-to-back, Windows-based PCB system design flows, include new features designed to help users gain immediate productivity benefits, such as a ...

Read more...
Design kit simplifies simulation of multigigabit designs
13 August 2003, ASIC Design Services
Mentor Graphics has announced the availability of the HyperLynx GHz RocketIO Design Kit for the Virtex-II Pro family of Platform FPGAs from Xilinx. The design kit allows hardware design, layout and signal ...

Read more...
Full dynamic reconfiguration capabilities added to trial EDA software
13 August 2003
A new version of Anadigm's programmable analog EDA tool, AnadigmDesigner2, gives trial users full access to all the software's features, including the ability to construct circuits that can be reconfigured ...

Read more...



<< First   < Previous   Page 40 of 48   Next >   Last >>







While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved